IPB

Welcome Guest ( Log In | Register )

integer multiplications on IA32 architecture.
wkwai
post Aug 6 2003, 14:24
Post #1


MPEG4 AAC developer


Group: Developer
Posts: 398
Joined: 1-June 03
Member No.: 6943



Hi,


I am used to working with Assembly Language Programming on the Pentium processor generation( 166 - 200 Mhz MMX). I noticed that for operations like int16 and int32 multiplications / divisions, it used to take as long as 20 clock cycles to complete the an instruction execution. However I noticed that on a Celeron processor, (using the VTune 7.0 evaluation kit from Intel's website) it takes on 1 clock cycle to execute.. Could anyone verify this? In the past, we would use a combination of shift and add operations to implement integer multiplications / divisions.


wkwai
Go to the top of the page
+Quote Post
 
Start new topic
Replies
Lefungus
post Aug 11 2003, 14:13
Post #2





Group: Members
Posts: 86
Joined: 10-November 02
Member No.: 3745



Celerons based on p4 = Celerons above 1.6 GHz, so no your celeron is just a pII with less L2 memory


--------------------
It's a 'Jump to Conclusions Mat'. You see, you have this mat, with different CONCLUSIONS written on it that you could JUMP TO.
Go to the top of the page
+Quote Post

Posts in this topic


Reply to this topicStart new topic
1 User(s) are reading this topic (1 Guests and 0 Anonymous Users)
0 Members:

 



RSS Lo-Fi Version Time is now: 29th August 2014 - 10:34